

**Brock J. LaMeres**

**Agilent Technologies**

**“RF Effects in PCB Design”**


**April 2001**

## **Topics:**

- 1) Printed Circuit Board Via**
- 2) Bandwidth Estimation**
- 3) Effect of Via on Bandwidth**

# PCB Bandwidth Estimation (Background)

- The overall risetime of a system is the RMS average of all risetimes in the system:



$$t_{system} = \sqrt{t_1^2 + t_2^2 + t_3^2}$$


## Risetime to Bandwidth Conversion (Risetime BW Product)

$$t_{RISE} * BW = 0.35$$

# PCB Bandwidth Estimation (Background)

- The **MAXIMUM** Toggle rate of a digital system is:

$$f_{\max} = \frac{0.35}{t_{RISE}}$$



## Time Constant to Risetime Conversion


$$t_{RISE} = 2.2 * Tau$$

(Tau = RC or ZC)

# PCB Bandwidth Estimation (Series vs. Parallel Termination)

## Parallel Termination Example

$$t_{\text{driver}} = 400 \text{ ps}$$
$$Z_o = R_L = 50 \ \Omega$$
$$C_L = 6 \text{ pF}$$



$$\tau(\text{load}) = (50 // 50) * 6p = 150 \text{ ps}$$

$$t_{\text{rise}}(\text{load}) = 2.2 * (150p) = 330 \text{ ps}$$

$$t_{\text{system}} = \sqrt{(400p)^2 + (330p)^2} = 519 \text{ ps}$$

$$f_{\text{max}} = \frac{0.35}{519p} = \mathbf{674 \text{ MHz}}$$


# PCB Bandwidth Estimation (Series vs. Parallel Termination)

## Series Termination Example

$$t_{\text{driver}} = 400 \text{ ps}$$

$$Z_o = R_L = 50 \Omega$$

$$C_L = 6 \text{ pF}$$



$$\tau(\text{load}) = (50) * 6\text{p} = 300 \text{ ps}$$

$$t_{\text{rise}}(\text{load}) = 2.2 * (300\text{p}) = 660 \text{ ps}$$

$$t_{\text{system}} = \sqrt{(400\text{p})^2 + (660\text{p})^2} = 772 \text{ ps}$$

$$f_{\text{max}} = \frac{0.35}{772\text{p}} = \mathbf{454 \text{ MHz}}$$

# PCB Bandwidth Estimation (Series vs. Parallel Termination)


## Addition of a Via

$$t_{\text{driver}} = 400 \text{ ps}$$

$$Z_o = R_L = 50 \Omega$$

$$C_L = 6 \text{ pF}$$

$$C_{\text{via}} = 1 \text{ pF}$$



$$\tau(\text{load}) = (50) * 6\text{p} = 300 \text{ ps}$$

$$\text{trise}(\text{load}) = 2.2 * (300\text{p}) = 660 \text{ ps}$$

$$\tau(\text{via}) = (50) * 1\text{p} = 50 \text{ ps}$$

$$\text{trise}(\text{via}) = 2.2 * (50\text{p}) = 110 \text{ ps}$$

$$t_{\text{system}} = \sqrt{(400\text{p})^2 + (660\text{p})^2 + (110\text{p})^2} = 780 \text{ ps}$$

$$f_{\text{max}} = \frac{0.35}{780\text{p}} = 448 \text{ MHz}$$

**- a loss of 7MHz due to the via**

# **PCB Bandwidth Estimation (Compensation)**

- 1) An inductor can be used in series w/  
a capacitive load to raise the load  
impedance.**
- 2) The ground plane clearance can be  
backed off around a via to make it  
look less capacitive.**



# **“RF Effects in PCB Design”**

**Comments or Question?**