Encoding-based Minimization of Inductive Cross-talk for Off-Chip Data Transmission

Motivation

• Power delivery is the biggest challenge facing designers entering DSM

- The IC core current continues to increases (P4 = 80Amps).
- The package interconnect inductance limits instantaneous current delivery.
- The inductance leads to ground and power supply bounce.

• SSN on signal pins is the leading cause of inter-chip bus failure

- Ground/power supply bounce causes unwanted switching.
- Mutual Inductive cross-talk causes edge degradation which limits speed.
- Mutual Inductive cross-talk causes glitches which results in unwanted switching.

• Aggressive package design helps, but is too expensive:

- Flip-Chip technology can reduce the interconnect inductance.
- Flip-Chip requires a unique package design for each ASIC.
- This leads to longer process time which equals cost.
- 90% of ASIC design starts use wire-bonding due to its low cost.
- Wire-bonding has large parasitic inductance that must be addressed.

Our Solution

"Encode Off-Chip Data to Avoid Inductive Cross-talk"

- **• Avoid the following cases:**
- **1) Excessive switching in the same direction** $=$ **reduce ground/power bounce**
- 2) Excessive X-talk on a signal when switching $=$ reduce edge degradation
- **3) Excessive X-talk on signal when static** $=$ **reduce glitching**
-
-
-

Our Solution

- **• This results in:**
- **1) A subset of vectors is transmitted that avoids inductive X-talk.**
- **2) The off-chip bus can now be ran at a higher data rate.**
- **3) The subset of vectors running faster can achieve a higher throughput over the original set of vectors running slower.**

Agenda

1) Inductive X-Talk

Supply Bounce

•**The instantaneous current that flows when signals switch induces a voltage across the inductance of the power supply interconnect following:**

$$
V_{bnc} = L \cdot \left(\frac{di}{dt}\right)
$$

•**When more than one signal returns current through one supply pin, the expression becomes:**

$$
V_{bnc} = L \cdot \sum_{i} \left(\frac{di}{dt} \right)
$$

NOTE: Reducing the number of signals switching in the same direction at the same time will reduce the supply bounce.

1) Inductive X-Talk

Glitching

• **Mutual Inductive coupling from neighboring signals that are switching cause a voltage to induce on the victim that is static:**

$$
V_{\textit{glitch}} = M_{1k} \cdot \left(\frac{d i_k}{d t}\right)
$$

•**The net coupling is the summation from all neighboring signals (k 1, k 2, k 3, …) that are switching:**

$$
V_{glitch} = \sum_{1}^{k} M_{1k} \cdot \left(\frac{di_k}{dt}\right)
$$

NOTE: The mutual inductive coupling can be canceled out when two neighbors of equal *k* **switch in opposite directions.**

1) Inductive X-Talk

Edge Degradation

• **Mutual Inductive coupling from neighboring signals that are switching cause a voltage to induce on the victim that is also switching. This follows the same expression as glitch coupling:**

$$
V_{glitch} = \sum_{1}^{k} M_{1k} \cdot \left(\frac{di_k}{dt}\right)
$$

NOTE: The mutual inductive coupling can be canceled out when two neighbors of equal *k* **switch in opposite directions.**

NOTE: Mutual Coupling can be encoded so as to *help* **the transition resulting in a faster rise-time.**

Define the following:

- **n = width of the buswhere each bus consists of n-2 signals and 1 VDD and 1 VSS.**
- **j = the segment consisting of an n-bit bus. ji is the segment under consideration. ji-1 is the segment to the immediate left. ji+1 is the segment to the immediate right. each j segment has the same VDD/Vss placement.**

 $\nu_i =$ **⁼ the transition (vector) that the signal is undergoing. where** *vi* **= 1 = rising edge** *vi* **= -1 = falling edge**

vi **= 0 = static edge**

2) Terminology

Define the following coding constraints:

Supply Bounce

if *vi* **is a supply pin, the total bounce on this pin is bounded by** *Pbnc***.** *Pbnc* **is a user defined constant.**

Glitching

if vi is a signal pin and is static $(v_i=0)$, the total **magnitude of the glitch from switching neighbors should be less than** *P0. P0* **is a user defined constant.**

Edge Degradation

if *vi* **is a signal pin and is switching (** *vi***=1/-1), the total magnitude of the coupling from switching neighbors should be greater than** *P ¹***. This coupling should not hurt (should aid) the transition.** *P1* **is a user defined constant.**

 $k_i =$ **⁼ the mutual inductive coupling coefficient**

$$
\boldsymbol{M}_{1k} = k_{1k} \cdot \sqrt{\boldsymbol{L}_1 \cdot \boldsymbol{L}_k}
$$

p **= how far away to consider coupling (ex.,** *p***=3, consider** *k ¹***,** *k2***, and** *k3* **on each side of the victim)**

 $k =$ **⁼ the number of j segments in the total bus.**

 $\alpha =$ **= Supply / Signal Ratio** (ex., n = 5 with 1 Vpp and 1 Vss, this would have α = 5/2)

•For each pin v_i^j within segment j , we will write a series of constraints **that will bound the inductive cross-talk magnitude.**

• The constraints will differ depending on whether v_i^j is a signal or **power pin.**

•**The coupling constraints will consider signals in adjacent segments (***j+1, j-1***) depending on** *p***.**

3) Methodology – Signal Pin Constraints

Glitching : coupling is bounded by *P 0*

Example:

 $v_{\vec{2}}$ =0, and p =3. This means the three adjacent neighbors on either side of v_j need to be considered $(v_j^{j-1},\ v_j^{j})$ *j* **,** *v 1j* **,** *v 3* \dot{y} , $v_{\dot{d}}$, $v_{\dot{d}}^{j+1}$).

Note the *modulo n* **arithmetic allows consideration of adjacent segments with one mathematical framework.**

$$
v_2^j = 0 \text{ (static)}
$$

- $P_0 \le \text{K3} \cdot (v_4^{j-1}) + \text{K2} \cdot (v_0^j) + \text{K1} \cdot (v_1^j) + \text{K1} \cdot (v_3^j) + \text{K2} \cdot (v_4^j) + \text{K3} \cdot (v_0^{j+1}) \le P_0$

Now the constraint equation is evaluated for each possible transition and the transitions that violate the constraint are eliminated.

3) Methodology – Signal Pin Constraints

Edge Degradation : coupling is bounded by *P1* **and** *P-1*

Example:

 v_2 ^{*j*} =1 or -1, and *p*=3. This means the three adjacent neighbors on either side of v_j need to be considered $(v_j^{j-l},\ v_j^{j})$ *j* **,** *v 1j* **,** *v 3* \vec{y} , $v_{\vec{d}}$, $v_{\vec{d}}^{j+1}$).

$$
v_2^j = 1
$$
 (rising)

$$
k3(v_2^j)^{-1} + k2(v_0^j) + k1(v_1^j) + k1(v_2^j) + k2(v_2^j) + k3(v_0^j)^{-1}) \ge P1
$$

$$
v_j^j = -1
$$
 (falling)

$$
k3(v_j^{j-1}) + k2(v_j^j) + k1(v_j^j) + k1(v_j^j) + k2(v_j^j) + k3(v_j^{j+1}) \le P-1
$$

Again, the constraint equations are evaluated for each possible transition and the transitions that violate the constraints are eliminated.

3) Methodology – Power Pin Constraints

Supply Bounce : coupling is bounded by *Pbnc*

Example:

 v_j =VDD or VSS. The total number of switching signals that use v_j to **return current must be considered. Due to symmetry of the bus definition, signal pins will always return current through two supply pins.** i.e., $(v_j^{j-1}$ and $v_j^{j})$ or $(v_j^{j}$ and $v_j^{j+1})$. This results in the self inductance of the **return path being divided by 2.**

 v_d ^{*j*} =**V**DD (L/2) \cdot (# of v_i^j pins that are $1)$ \leq P_{bnc}

 $v_{\mathcal{A}}$ ^{*j*} =**V**ss

(L/2)·(# of v_i^j pins that are -1) \leq P_{bnc}

3) Methodology – Constructing Legal Vectors Sequences

- **For each bit in the j segment bus, constraints are written.**
- **If the pin is a signal, 3 constraint equations are written;**
	- **-** v_j = 0, the bit is static and a *glitching constraint* is written
	- **-** v_d ^{j} $=$ 1 , the bit is rising and an *edge degradation* constraint is written.
	- **-** v_j = **-1, the bit is falling and an** *edge degradation* **constraint is written.**
- If the pin is VDD, 1 constraint equation is written to avoid *supply bounce*.
- If the pin is Vss, 1 constraint equation is written to avoid *ground bounce*.

3) Methodology – Constructing Legal Vectors Sequences

• **This results in the total number of constraint equations being written is:**

$$
(3\cdot n-4)
$$

• **Each equation must be evaluated for each possible transition to verify if the transition meets the constraints. The total number of transitions that are evaluated depends on** *n* **and** *p:*

 $3(n+2 \cdot p - 6)$

3) Methodology – Constructing the CODEC

• **The remaining legal transitions are used to create the CODEC.**

• **Each of the 2 n States will potentially have a set of legal** *outgoing* **transitions that it may take to reach another State.**

• **Each of the 2 n States will potentially have a set of legal** *incoming* **transitions that other States use to reach it.**

• **The total number of remaining legal transitions will depend on how aggressive the user-defined constants are chosen (** *P 0, P 1, P-1, Pbnc* **)**

3) Methodology – Constructing the CODEC

• **For each State, the legal transitions are used to create a subset of possible states that it can reach and also return from.**

• **The States that form the largest possible effective bus size with the largest number of transitions within the group form the final encoded bus.**

•**The circuitry to map the original possible states into the new subset of states is synthesized to implement the encoder/decoder.**

4) Experimental Results – 3 Signal Pins

Example Bus:

 $n=5, k=3, \alpha=5/2, p=2$

Aggressive Encoding 5% of VDD Non-Aggressive Encoding 10% of VDD

4) Experimental Results – Possible Transitions

Possible Transitions = 3(n+2p-6) = 27

4) Experimental Results – Constraint Equations

of Constraints = $(3n - 4) = 11$

Transitions Eliminated due to Rule Violations

DATE, 2005 "Inductive X-talk Aware Encoding of Off-Chip Data Transmission"

Ground Bounce Simulation 0.15 0.12 Original Aggressive 0.09 Non-Aggressive 0.06 0.03 $\sum_{-0.03}^{0.00}$ - 15 ł -0.06 Τ -0.09 -0.12 -0.15 1.3 0.0 0.3 0.5 0.8 1.0 1.5 1.8 2.0 2.3 2.5 Time (ns)

DATE, 2005 "Inductive X-talk Aware Encoding of Off-Chip Data Transmission"

DATE, 2005 "Inductive X-talk Aware Encoding of Off-Chip Data Transmission"

2.00 1.75 1.50 **Contract** 1.25 1.00 $\sum_{0.50}^{0.75}$ 0.25 Original Aggressive 0.00 --- Non-Aggressive -0.25 -0.50 1.3 1.0 1.5 0.0 0.3 0.5 0.8 1.8 2.0 2.3 2.5 Time (ns)

Edge Degradation Simulation

DATE, 2005 "Inductive X-talk Aware Encoding of Off-Chip Data Transmission"

4) Experimental Results – CASE 2: Variable di/dt

- **di/dt was swept for both the non-encoded and encoded configuration.**
- **the maximum di/dt was recorded that resulted in a failure.**
- **a failure was defined as 5% of VDD**
- **the maximum di/dt was converted to data rate and throughput.**

5) Conclusion

- • **Using a single mathematical framework, inductive X-talk constraints can be written that consider supply bounce, glitching, and edge degradation.**
- • **This technique can be used to encode off-chip data transmission to reduce inductive X-talk to acceptable levels.**
- • **It was demonstrated that even after reducing the effective bus size, the improvement in per pin data-rate resulted in an** *increase* **in throughput compared to a non-encoded bus.**

Future Work

1) Power Reduction

- A large percentage of the power (25%-50%) is consumed in the output stages.
- this technique can be used to limit the amount of simultaneous switching to reduce power.

2) Programmable CODECs

- This CODEC could be implemented as a *programmable* coding circuit prior to the tapered output drivers.
- This would allow one generic circuit to reside on the die and compensates for any style of package that is used.